

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) Publication number:

**0 472 261 A2**

(12)

**EUROPEAN PATENT APPLICATION**

(21) Application number: 91301950.1

(51) Int. Cl.<sup>5</sup>: G06F 1/26

(22) Date of filing: 08.03.91

(30) Priority: 10.07.90 US 550655

(43) Date of publication of application:  
26.02.92 Bulletin 92/09(84) Designated Contracting States:  
DE FR GB IT(71) Applicant: **ACER INCORPORATED**  
347 Chung Feng Road  
Lungtan, Taoyuan 32514(TW)(72) Inventor: Lin, Steven  
10-3, F, No. 129, Sec.1, Fu-Hsing S.Rd.  
Taipei(TW)

Inventor: Kao, Kent

No. 5, Lane 85, Ting-Kuo St.

Keelung City(TW)

Inventor: Hsu, Robert

4F, No.3 Alley 37, Cung-Ching Lane,

Chung-Kang Rd

Hsing-Chuang City, Taipei Hsien(TW)


(74) Representative: Skone James, Robert Edmund  
et alGILL JENNINGS & EVERY 53-64 Chancery  
Lane

London WC2A 1HN(GB)

(54) Data entry device having two power supply modes.

(57) A battery powered data entry device has a remote mode, in which the battery is used for its operation and the data are transmitted through infrared communication, and local mode in which power is obtained from the host system and data are transmitted through a cord connector. A switching

circuit (SW1, SW2, SW3) and a reset circuit (6) are provided in the data entry device to automatically switch between the local mode and the remote mode operation of keyboard data entry, depending on whether the cord connector is connected to the data entry device.

**FIG. 1**

The present invention relates to a battery powered data entry device having a remote mode, in which a battery is used for its operation and the data are transmitted, for example, through infrared communication, and a local mode in which power is obtained from the host system and data are transmitted through, for example, a cord.

Infrared communications links are used in many applications. Probably, the most common is the remote control of television receivers. Another example is the communication system in which data entry devices are coupled to a microcomputer through infrared links. US-A-4,313,227 shows such an infrared communication system in which the main keyboard is in the microcomputer, and a joystick device and a keypad are coupled via infrared links. US-A-4,628,541 shows such an infrared communication system for coupling data from a battery powered entry device with reduced power consumption. The infrared linked data entry operation set forth above is termed "remote mode" operation herein. The data entry operation through the cord links is termed "local mode" operation herein.

It has been observed that existing battery powered cordless keyboard entry devices can be operated in the remote mode only. Once the battery power is consumed down to a certain level, and if no spare battery is available nearby, there is not any other means to proceed with the work at hand.

It also has been noted, in working environments with several data entry devices in the remote mode operation at the same time, that interference may occur among the data entry devices so that the data communication between the data entry devices and the host system is less accurate than desired.

In accordance with the present invention, a data entry device, comprises a microprocessor; switch means responsive to the presence or absence of power from the external power source to switch between supplying power to the device from the external power source in the presence of power from the external power source and supplying power from the internal power source in the absence of power from the external power source, the switch means outputting a trigger signal when the supply of power is from the internal power source; and a reset circuit responsive to a signal from the external power source and the trigger signal from the switch means to generate a reset signal to the microprocessor whenever the power is switched between the internal power source and the external power source.

An example of a computer system incorporating a data entry device according to the present invention will now be described with reference to

the accompanying drawings in which:-

Figure 1 shows a schematic diagram of the data entry device;

Figure 2 shows the detailed arrangement of the reset circuit of Figure 1; and

Figure 3 shows a schematic diagram of a computer and the data entry device.

In Figure 1, a keyboard entry device includes a microprocessor 1 coupled to a matrix keyboard 2. Microprocessor 1 may be the 80C51 microprocessor produced by the Intel Corporation. For simplicity, only the inputs and outputs of the microprocessor particularly relevant to the present invention have been shown.

The data entry device of this invention includes a switch means SW3 having a common point switchable between the internal battery source and ground potential.

The normally open point (no) of a switch means SW2 and one terminal of relay solenoid 3 are coupled to the +5v line of a keyboard connector 4 as shown. The switch means SW2 has a common point switchable between a normally closed point (nc) and the normally open point by the actuation of relay solenoid 3 when the solenoid is energized by the external power source +5v from a keyboard connector 5. The common point of switch means SW2 provides voltage  $V_{cc}$  to microprocessor 1, in a manner hereinafter described, to energize the microprocessor. The common point of switch means SW2 is connected through a resistor 7 to the data check line between connector 4 and microprocessor 1 and to microprocessor pin 102. Resistor 7 may typically be .5 to 1 megohm.

Switch means SW1 has a common point switchable between a normally closed point and normally open point. Switch means SW1 is also switchable by the actuation of relay solenoid 3. The common point of switch means SW1 is connected to the ground through the normally open point when the solenoid 3 is energized by the external power source +5v from the keyboard connector 5. The normally closed point of switch means SW1 is connected to the normally closed point of switch means SW2 and to common point of the switch means SW3.

A reset circuit 6 is provided for inputting the signals from the external power source and from the common point of switch means SW1 to generate a reset signal to microprocessor 1 whenever the power is switched between the external power source +5v and the internal battery.

In Figure 2, the detailed arrangement of reset circuit 6 is disclosed. The reset circuit 6 includes a first capacitor 61 with one plate connected to the anode of a first diode 62 and being grounded through a discharging means, such as a resistor. Capacitor 61 is adapted to couple to the signal of

the external power source. The reset circuit 6 also includes a second capacitor 63 with one plate connected to the anode of a second diode 64 and being grounded through a discharging means. Capacitor 63 is adapted to couple to a trigger signal from the switch means SW1. The reset signal is the output from the connection point of the cathodes of diodes 62,64.

Figure 3 shows the keyboard entry device in conjunction with a host system, such as personal computer 10. Computer 10 includes power supply 12. Input element 14 receives a connection means 5A of a connection cord 5B. Connection means 5A provides input data to, and receives power, from input element 14. The cord 5B is connected to keyboard connector 5. Input element 14 also includes infrared receiver 14A that receives infrared signals from infrared transmitter 14B of the data entry device. Input element 14 applies the input data to bus 16 of computer 10. CPU 18, random access memory 20, bulk storage device 22, and output element 24 are also coupled to bus 16.

#### Operation

##### Initiation of the Local Mode

When the local mode is intended by the user, connector 5 of the keyboard cord 5B from the host system, such as personal computer 10 is connected to the connector 4 of the data entry device shown in the right hand side of Figure 1 and connection means 5A is connected to input element 14. If the host system power is on at this moment, the relay solenoid 3 of the switch means will be energized by the external power source +5v. Switch means SW1, SW2 are switched from the normally closed (NC) point to the normally open (NO) point. As a result of the operation of switch means SW2, the energization of the data entry device is switched from the internal battery to external power source +5v as the common point of switch means SW2 provides voltage  $V_{cc}$  to microprocessor 1. The internal battery power is cut off from the data entry device.

Referring to Figure 2, the capacitor 61 of the reset circuit 6 is charged by the incoming external power +5v to produce a reset signal pulse to the microprocessor 1. The switch means SW1 will be switched to the ground potential at the normally open (NO) point. The capacitor 63 of the reset circuit 6 of Figure 2 will thus be discharged for subsequent events, such as the loss of the external power source +5v.

The microprocessor 1 senses the I01 and I02 pin subsequent to the reset signal. If the I01 is logical HIGH and I02 is logical LOW, the microprocessor 1 will enter into the routine handling the

local mode. The data communication will be transmitted through the data and clock lines of the connector 4 of the data entry device.

##### Return to the Remote Mode

To switch to the remote mode, the connector 5 is disconnected from the connector 4. After the external power source +5v is lost, the switch means SW1, SW2 will be switched to their normally closed points because of the deenergization of the relay solenoid 3. Referring to the switch SW1, the capacitor 63 of the reset circuit 6 will be charged by the internal battery to produce a reset signal pulse. Through the switch means SW2, the internal battery will supply power to the data entry device by supplying voltage  $V_{cc}$ .

The microprocessor 1 senses the I01 and I02 pins subsequent to the reset signal. If the I01 is logical LOW and I02 is logical HIGH, the microprocessor 1 will enter into the routine handling data in the remote mode. The data communication will be transmitted through the infrared LED elements 14A and 14B. Pin I02 will be a logical HIGH due to the connection to the common point of SW2 through resistor 7.

##### Initiation of the Remote Mode

When the switch means SW3 is switched, as by hand, to the normally open (NO) point while the connector 4 is disconnected from connector 5, the data entry device will be in the power off state of the remote mode. The capacitor 63 of the reset circuit 6 will be discharged to ground through the normally closed point of the switch means SW1. When the user moves the switch means SW3 to the power on position, the capacitor 63 will be charged by the internal battery to produce a reset signal to the microprocessor 1. Thus, the microprocessor 1 ascertains the condition of pins I01 and I02 again and enters the routine of the remote mode.

#### Claims



1. A data entry device, the supply of power to which is switchable between an external power source and a power source internal to the device, the data entry device comprising a microprocessor (1); switch means (SW1,SW2,SW3) responsive to the presence or absence of power from the external power source to switch between supplying power to the device from the external power source in the presence of power from the external power source and supplying power from the internal power source in the absence of power from

the external power source, the switch means outputting a trigger signal when the supply of power is from the internal power source; and a reset circuit (6) responsive to a signal from the external power source and the trigger signal from the switch means to generate a reset signal to the microprocessor (1) whenever the power is switched between the internal power source and the external power source.

2. A data entry device in accordance with claim 1, wherein the switch means comprises a first switch (SW1) switchable away from the internal power source when the supply of power from the external power source is sensed; and a second switch (SW2) switchable from the internal power source to the external power source to supply power from the external power source to the data entry device when the presence of power from the external power source is switched.
3. A data entry device in accordance with claim 2, wherein the switch means further comprises a third switch (SW3) connectable to the internal power supply, for providing power from the internal power supply to the first and second switches.
4. A data entry device in accordance with claim 3, wherein the third switch (SW3) is manually operable.
5. A data entry device in accordance with any of the preceding claims wherein the switch means includes actuation means (3) energized by the external power supply for carrying out the switching action of the switch means.
6. A data entry device according to claim 5, when dependant on claim 2, wherein the actuation means includes a solenoid (3) energized by the external power supply for operating the first and second switches (SW1, SW2)
7. A data entry device in accordance with any of the preceding claims wherein the reset circuit (6) comprises a first capacitor (61) including first and second plates the first plate being adapted to be coupled to the signal of the external power source, and the second plate being connected to capacitor discharge means; a first diode (62), the anode of the first diode being connected to the second plate of the first capacitor (61); a second capacitor (63) including first and second plates the first plate being adapted to be coupled to the switch means for receiving the trigger signal

therefrom, and the second plate being connected to capacitor discharge means; and a second diode (64); the anode of the second diode being connected to the second plate of the second capacitor (63) wherein the cathodes of the first and second diodes (62,64) are coupled together to provide the reset signal to the microprocessor.

8. A data entry device in accordance with any of the preceding claims adapted as a data entry device for a computer.
9. A computer system comprising a computer (10) having a power supply (12), a bus (16), and an input means (14), a central processing unit (18), memory system (22), and output means (24) coupled to the bus; a data entry device according to any of the preceding claims for providing input data to the input means of the computer; connection means (5A,5B) for electrically connecting the data entry device to the computer; and data transmission means (14B) for transmitting data from the data entry device to the computer separately from the connection means wherein the data entry device has an internal power supply, the external power source is constituted by the computer power supply (12), and wherein the reset circuit (6) is responsive to a signal from the computer power supply and the trigger signal from the switch means to generate the reset signal to the microprocessor whenever the power is switched between the internal power source and the computer power supply so as to cause the data entry device to select one of the connection means or the data transmission means for the transmission of data from the data entry device to the computer.
10. A computer system in accordance with claim 9, wherein the data entry device includes logic means coupled to the microprocessor for indicating whether the connection means is connected to the computer and data entry means, and wherein the microprocessor selects one of the connection means or data transmission means responsive to the condition of the logic means and the generation of the reset signal.
11. A computer system in accordance with claim 9 or claim 10 wherein the data transmission means comprises infrared transmission means.







FIG. 3



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) Publication number: 0 472 261 A3

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 91301950.1

(51) Int. Cl.<sup>5</sup>: G06F 1/26, G06F 3/023

(22) Date of filing: 08.03.91

(30) Priority: 10.07.90 US 550655

(43) Date of publication of application:  
26.02.92 Bulletin 92/09

(84) Designated Contracting States:  
DE FR GB IT

(88) Date of deferred publication of the search report:  
05.08.92 Bulletin 92/32

(71) Applicant: ACER INCORPORATED  
347 Chung Feng Road  
Lungtan, Taoyuan 32514(TW)

(72) Inventor: Lin, Steven

10-3, F, No. 129, Sec.1, Fu-Hsing S.Rd.  
Taipei(TW)

Inventor: Kao, Kent

No. 5, Lane 85, Ting-Kuo St.

Keelung City(TW)

Inventor: Hsu, Robert

4F, No.3 Alley 37, Cung-Ching Lane,

Chung-Kang Rd

Hsing-Chuang City, Taipei Hsien(TW)


(74) Representative: Skone James, Robert Edmund  
et al  
GILL JENNINGS & EVERY 53-64 Chancery  
Lane  
London WC2A 1HN(GB)

(54) Data entry device having two power supply modes.

(57) A battery powered data entry device has a remote mode, in which the battery is used for its operation and the data are transmitted through infrared communication, and local mode in which power is obtained from the host system and data are transmitted through a cord connector. A switching

circuit (SW1, SW2, SW3) and a reset circuit (6) are provided in the data entry device to automatically switch between the local mode and the remote mode operation of keyboard data entry, depending on whether the cord connector is connected to the data entry device.

FIG. 1



EP 0 472 261 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 91 30 1950

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	US-A-4 689 761 (YURCHENCO J. R.) * column 3, line 60 - column 4, line 2 * * column 9, line 14 - line 24 * * column 10, line 7 - column 11, line 6; figure 8 * * column 12, line 16 - line 20 * * column 13, line 40 - line 62 *	1,8-11	G06F1/26 G06F3/023
Y	---	2,3,5,6	
X	IBM TECHNICAL DISCLOSURE BULLETIN vol. 28, no. 9, February 1986, ARMONK, NEW YORK, USA pages 4093 - 4097; 'CURSOR CONTROLLER/GRAPHICS PAD' * page 4093, line 1 - page 4095, line 25 *	1,8-11	
P,Y	PATENT ABSTRACTS OF JAPAN vol. 14, no. 471 (E-990)15 October 1990 & JP-A-2 193 542 ( OKI ELECTRIC IND CO LTD ) 31 July 1990 * abstract *	2,3,5,6	
A	PATENT ABSTRACTS OF JAPAN vol. 13, no. 422 (P-933)20 September 1989 & JP-A-1 154 212 ( FUJITSU LTD ) 16 June 1989 * abstract *	4	TECHNICAL FIELDS SEARCHED (Int. Cl.5)  G06F H02J
A	MARKUS J. 'SOURCEBOOK OF ELECTRONIC CIRCUITS' 1968 , MCGRAW-HILL , NEW YORK USA 'NEGATIVE - RESISTANCE DIODE' * page 520 *	7	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 01 JUNE 1992	Examiner BAILAS A.
<b>CATEG RY OF CITED DOCUMENTS</b> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document  T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons @ : member of the same patent family, corresponding document			

EPO FORM 1503 (01.92) (P0001)





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 00 12 8281

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	EP 0 472 261 A (ACER INCORPORATED) 26 February 1992 (1992-02-26) * column 1, line 1 - line 7 * * column 1, line 39 - column 4, line 42; figures *	1,2,4	G06F1/26
A	EP 0 551 080 A (MITSUBISHI DENKI KABUSHIKI KAISHA) 14 July 1993 (1993-07-14) * column 1, line 3 - line 14 * * column 2, line 9 - line 41 * * column 3, line 23 - column 5, line 37; figures 1-3 *	1,2	
A	US 5 650 669 A (ALDOUS) 22 July 1997 (1997-07-22) * column 5, line 16 - column 10, line 11; figures 1-3 *	1,2,5	
A	US 6 003 138 A (CHUNG) 14 December 1999 (1999-12-14) * column 1, line 25 - column 2, line 44; figure 2 *	1,3,4	
A	US 5 446 905 A (KOSHIISHI) 29 August 1995 (1995-08-29) * column 2, line 56 - line 68 * * column 3, line 66 - column 8, line 22; figures 2,4-6 *	1	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 2 April 2001	Examiner Semple, M
<div>CATEGORY OF CITED DOCUMENTS</div> <div><div>X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document</div><div>T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &amp;: member of the same patent family, corresponding document</div></div>			

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 12 8281

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

02-04-2001

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
EP 472261	A	26-02-1992	CA	2029476 A	11-01-1992
EP 551080	A	14-07-1993	JP	2776105 B	16-07-1998
			JP	5184065 A	23-07-1993
			CA	2086564 A,C	08-07-1993
			DE	69321375 D	12-11-1998
			DE	69321375 T	04-03-1999
			KR	9610825 B	09-08-1996
			US	5420496 A	30-05-1995
US 5650669	A	22-07-1997	US	5638540 A	10-06-1997
US 6003138	A	14-12-1999	DE	29800468 U	19-03-1998
US 5446905	A	29-08-1995	JP	2530230 B	04-09-1996
			JP	3132248 A	05-06-1991
			GB	2237941 A,B	15-05-1991